rev 0.3

### 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer

## Features

- Output frequency range: 8.3 MHz to 125 MHz
- Input frequency range: 4.2 MHz to 62.5 MHz
- 2.5 V or 3.3 V operation
- Split $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ outputs
- 14 Clock outputs: Drive up to 28 clock lines
- 1 Feedback clock output
- 2 LVCMOS reference clock inputs
- 150 pS max output-output skew
- PLL bypass mode
- 'SpreadTrak'
- Output enable/disable
- Pin compatible with MPC9774 and CY29774AI.
- Industrial temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 52 Pin 1.0 mm TQFP package
- RoHS Compliance


## Functional Description

The ASM5I9774A is a low-voltage high-performance 125 MHz PLL-based zero delay buffer designed for highspeed clock distribution applications.

The ASM5I9774A features two reference clock inputs and provides 14 outputs partitioned in 3 banks of 5,5 , and 4 outputs. Bank A and Bank B divide the VCO output by 4 or 8 while Bank $C$ divides by 8 or 12 per $\operatorname{SEL}(A: C)$ settings, see Functional Table. These dividers allow output to input ratios of $6: 1,4: 1,3: 1,2: 1,3: 2,4: 3,1: 1$, and $2: 3$. Each LVCMOS compatible output can drive $50 \Omega$ series or parallel terminated transmission lines. For series terminated transmission lines, each output can drive one or two traces giving the device an effective fanout of 1:28.

The PLL is ensured stable given that the VCO is configured to run between 200 MHz to 500 MHz . This allows a wide range of output frequencies from 8.3 MHz to 125 MHz . For normal operation, the external feedback input, FB_IN, is connected to the feedback output, FB_OUT. The internal VCO is running at multiples of the input reference clock set by the feedback divider, see Frequency Table.

When PLL_EN is LOW, PLL is bypassed and the reference clock directly feeds the output dividers. This mode is fully static and the minimum input clock frequency specification does not apply.

rev 0.3

## Pin Configuration


rev 0.3
Pin Description ${ }^{1}$

| Pin | Name | 1/O | Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 9 | TCLK0 | I, PD | LVCMOS | LVCMOS/LVTTL reference clock input |
| 10 | TCLK1 | I, PU | LVCMOS | LVCMOS/LVTTL reference clock input |
| $\begin{aligned} & 16,18, \\ & 21,23,25 \end{aligned}$ | QA(4:0) | O | LVCMOS | Clock output bank A |
| $\begin{aligned} & 32,34, \\ & 36,38,40 \end{aligned}$ | QB(4:0) | O | LVCMOS | Clock output bank B |
| $\begin{aligned} & 44,46 \\ & 48,50 \end{aligned}$ | QC(3:0) | O | LVCMOS | Clock output bank C |
| 29 | FB_OUT | O | LVCMOS | Feedback clock output. Connect to FB_IN for normal operation. |
| 31 | FB_IN | I, PU | LVCMOS | Feedback clock input. Connect to FB_OUT for normal operation. This input should be at the same voltage rail as input reference clock. See Table 1. |
| 2 | MR\#/OE | I, PU | LVCMOS | Output enable/disable input. See Table 2. |
| 3 | CLK_STP\# | I, PU | LVCMOS | Clock stop enable/disable input. See Table 2. |
| 6 | PLL_EN | I, PU | LVCMOS | PLL enable/disable input. See Table 2. |
| 8 | TCLK_SEL | I, PD | LVCMOS | Reference select input. See Table 2. |
| 52 | VCO_SEL | I, PD | LVCMOS | VCO divider select input. See Table 2. |
| 7, 4, 5 | SEL(A:C) | I, PD | LVCMOS | Frequency select input, Bank (A:C). See Table 3. |
| 20, 14 | FB_SEL(1,0) | I, PD | LVCMOS | Feedback dividers select input. See Table 4. |
| 17, 22, 26 | VDDQA | Supply | VDD | 2.5 V or 3.3 V Power supply for bank A output clocks ${ }^{2,3}$ |
| 33, 37, 41 | VDDQB | Supply | VDD | 2.5 V or 3.3 V Power supply for bank B output clocks ${ }^{2,3}$ |
| 45, 49 | VDDQC | Supply | VDD | 2.5 V or 3.3V Power supply for bank C output clocks ${ }^{2,3}$ |
| 28 | VDDFB | Supply | VDD | 2.5 V or 3.3 V Power supply for feedback output clock $^{2,3}$ |
| 13 | AVDD | Supply | VDD | 2.5 V or 3.3 V Power supply for $\mathrm{PLL}^{2,3}$ |
| 12 | VDD | Supply | VDD | 2.5V or 3.3V Power supply for core and inputs ${ }^{2,3}$ |
| 15 | AVSS | Supply | Ground | Analog Ground |
| $\begin{aligned} & 1,19,24, \\ & 30,35, \\ & 39,43, \\ & 47,51 \\ & \hline \end{aligned}$ | VSS | Supply | Ground | Common Ground |
| 11,27, 42 | NC |  |  | No Connection |

Note: 1.PU = Internal pull up, PD = Internal pull down.
2.A $0.1-\mu \mathrm{F}$ bypass capacitor should be placed as close as possible to each positive power pin ( $<0.2^{\prime \prime}$ ). If these bypass capacitors are not close to the pins their high frequency filtering characteristics will be cancelled by the lead inductance of the traces.
3.AVDD and VDD pins must be connected to a power supply level that is at least equal or higher than that of VDDQA, VDDQB, VDDQC, and VDDFB power supply pins
rev 0.3

## 'SpreadTrak’

Many systems being designed now utilize a technology called Spread Spectrum Frequency Timing Generation. ASM59774A is designed so as not to filter off the Spread Spectrum feature of the Reference Input, assuming it exists.

When a zero delay buffer is not designed to pass the Spread Spectrum feature through, the result is a significant amount of tracking skew which may cause problems in the systems requiring synchronization.

Table 1. Frequency Table

| Feedback Output <br> Divider | VCO | Input Frequency Range <br> (AVDD = 3.3V) | Input Frequency Range <br> (AVDD = 2.5V) |
| :---: | :---: | :---: | :---: |
| $\div 8$ | Input Clock * 8 | 25 MHz to 62.5 MHz | 25 MHz to 50 MHz |
| $\div 12$ | Input Clock * 12 | 16.6 MHz to 41.6 MHz | 16.6 MHz to 33.3 MHz |
| $\div 16$ | Input Clock * 16 | 12.5 MHz to 31.25 MHz | 12.5 MHz to 25 MHz |
| $\div 24$ | Input Clock * 24 | 8.3 MHz to 20.8 MHz | 8.3 MHz to 16.6 MHz |
| $\div 32$ | Input Clock * 32 | 6.25 MHz to 15.625 MHz | 6.25 MHz to 12.5 MHz |
| $\div 48$ | Input Clock * 48 | 4.2 MHz to 10.4 MHz | 4.2 MHz to 8.3 MHz |

Table 2. Function Table (configuration controls)

| Control | Default | $\mathbf{0}$ | $\mathbf{1}$ |
| :---: | :---: | :--- | :--- |
| TCLK_SEL | 0 | TCLK0 | TCLK1 |
| VCO_SEL | 0 | VCO $\div 2$ (high input frequency range) | VCO $\div 4$ (low input frequency range) |
| PLL_EN | 1 | Bypass mode, PLL disabled. The input clock <br> connects to the output dividers | PLL enabled. The VCO output <br> connects to the output dividers |
| MR\#/OE | 1 | Outputs disabled (three-state) and reset of the <br> device. During reset/output disable the PLL <br> feedback loop is open and the VCO running at its <br> minimum frequency. The device is reset by the <br> internal power-on reset (POR) circuitry during <br> power-up. | Outputs enabled |
| CLK_STP\# | 1 | QA, QB, and QC outputs disabled in LOW state. <br> FB_OUT is not affected by CLK_STP\#. | Outputs enabled |

Table 3. Function Table (Bank A, B and C)

| VCO_SEL | SELA | QA(4:0) | SELB | QB(4:0) | SELC | QC(3:0) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $\div 4$ | 0 | $\div 4$ | 0 | $\div 8$ |
| 0 | 1 | $\div 8$ | 1 | $\div 8$ | 1 | $\div 12$ |
| 1 | 0 | $\div 8$ | 0 | $\div 8$ | 0 | $\div 16$ |
| 1 | 1 | $\div 16$ | 1 | $\div 16$ | 1 | $\div 24$ |

rev 0.3
Table 4. Function Table (FB_OUT)

| VCO_SEL | FB_SEL1 | FB_SEL0 | FB_OUT |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\div 8$ |
| 0 | 0 | 1 | $\div 16$ |
| 0 | 1 | 0 | $\div 12$ |
| 0 | 1 | 1 | $\div 24$ |
| 1 | 0 | 0 | $\div 16$ |
| 1 | 0 | 1 | $\div 32$ |
| 1 | 1 | 0 | $\div 24$ |
| 1 | 1 | 1 | $\div 48$ |

Absolute Maximum Conditions

| Parameter | Description | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | DC Supply Voltage | - | -0.3 | 5.5 | V |
| VDD | DC Operating Voltage | Functional | 2.375 | 3.465 | V |
| $\mathrm{V}_{\text {IN }}$ | DC Input Voltage | Relative to VSS | -0.3 | VDD +0.3 | V |
| $\mathrm{V}_{\text {OUt }}$ | DC Output Voltage | Relative to VSS | -0.3 | VDD +0.3 | V |
| $\mathrm{V}_{\text {TI }}$ | Output termination Voltage | - | - | VDD $\div 2$ | V |
| LU | Latch Up Immunity | Functional | 200 | - | mA |
| $\mathrm{R}_{\mathrm{PS}}$ | Power Supply Ripple | Ripple Frequency < 100 kHz | - | 150 | mVp-p |
| $\mathrm{T}_{\text {s }}$ | Temperature, Storage | Non Functional | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Temperature, Operating Ambient | Functional | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Temperature, Junction | Functional | - | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\varnothing_{\mathrm{Jc}}$ | Dissipation, Junction to Case | Functional | - | 23 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\varnothing_{\text {JA }}$ | Dissipation, Junction to Ambient | Functional | - | 55 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $E S D_{\text {H }}$ | ESD Protection (Human Body Model) |  | 2000 | - | Volts |
| FIT | Failure in Time | Manufacturing test |  | 0 | ppm |

rev 0.3

DC Electrical Specifications (VDD $=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Description | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input Voltage, Low | LVCMOS | - | - | 0.7 | V |
| $\mathrm{V}_{1+}$ | Input Voltage, High | LVCMOS | 1.7 | - | VDD+0.3 | V |
| $\mathrm{V}_{\text {OL }}$ | Output Voltage, Low ${ }^{1}$ | $\mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}$ | - | - | 0.6 | V |
| $\mathrm{V}_{\text {OH }}$ | Output Voltage, High ${ }^{1}$ | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ | 1.8 | - | - | V |
| $\mathrm{I}_{\text {L }}$ | Input Current, Low ${ }^{2}$ | $\mathrm{V}_{\text {IL }}=$ VSS | - | - | -100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Current, High ${ }^{2}$ | $\mathrm{V}_{\mathrm{L}}=\mathrm{VDD}$ | - | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {DDA }}$ | PLL Supply Current | AVDD only | - | 5 | 10 | mA |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent Supply Current | All VDD pins except AVDD | - | - | 8 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Dynamic Supply Current | Outputs loaded @ 100 MHz | - | 135 | - | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance |  | - | 4 | - | pF |
| $\mathrm{Z}_{\text {out }}$ | Output Impedance |  | 14 | 18 | 22 | $\Omega$ |

Note: 1. Driving one $50 \Omega$ parallel-terminated transmission line to a termination voltage of VTT. Alternatively, each output drives up to two $50 \Omega$ seriesterminated transmission lines
2. Inputs have pull-up or pull-down resistors that affect the input current.

DC Electrical Specifications $\left(\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Description | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage, Low | LVCMOS | - | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage, High | LVCMOS | 2.0 | - | VDD + 0.3 | V |
| V O | Output Voltage, Low ${ }^{1}$ | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ | - | - | 0.55 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | - | - | 0.30 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage, High ${ }^{1}$ | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 2.4 | - | - | V |
| $\mathrm{I}_{\text {L }}$ | Input Current, Low ${ }^{2}$ | $\mathrm{V}_{\text {IL }}=\mathrm{VSS}$ | - | - | -100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Current, High ${ }^{2}$ | $\mathrm{V}_{\mathrm{tL}}=\mathrm{VDD}$ | - | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {DDA }}$ | PLL Supply Current | AVDD only | - | 5 | 10 | mA |
| $\mathrm{I}_{\mathrm{DDQ}}$ | Quiescent Supply Current | All VDD pins except AVDD | - | - | 8 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Dynamic Supply Current | Outputs loaded @ 100 MHz | - | 225 | - | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance |  | - | 4 | - | pF |
| $\mathrm{Z}_{\text {out }}$ | Output Impedance |  | 12 | 15 | 18 | $\Omega$ |

Note: 1. Driving one $50 \Omega$ parallel-terminated transmission line to a termination voltage of VTT. Alternatively, each output drives up to two 50 sseriesterminated transmission lines
2. Inputs have pull-up or pull-down resistors that affect the input current.
rev 0.3
AC Electrical Specifications $\left(\mathrm{VDD}=2.5 \mathrm{~V} \pm 5 \%, T_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)^{1}$

| Parameter | Description | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{vco}}$ | VCO Frequency |  | 200 | - | 400 | MHz |
| $\mathrm{fin}_{\text {in }}$ | Input Frequency | $\div 8$ Feedback | 25 | - | 50 | MHz |
|  |  | $\div 12$ Feedback | 16.6 | - | 33.3 |  |
|  |  | $\div 16$ Feedback | 12.5 | - | 25 |  |
|  |  | $\div 24$ Feedback | 8.3 | - | 16.6 |  |
|  |  | $\div 32$ Feedback | 6.3 | - | 12.5 |  |
|  |  | $\div 48$ Feedback | 4.2 | - | 8.3 |  |
|  |  | Bypass mode <br> (PLL EN = 0) | 0 |  | 200 |  |
| frefic | Input Duty Cycle |  | 25 |  | 75 | \% |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | TCLK Input Rise/FallTime | 0.7 V to 1.7 V |  | - | 1.0 | nS |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Output Frequency | $\div 4$ Output | 50 | - | 100 | MHz |
|  |  | $\div 8$ Output | 25 | - | 50 |  |
|  |  | $\div 12$ Output | 16.6 | - | 33.3 |  |
|  |  | $\div 16$ Output | 12.5 | - | 25 |  |
|  |  | $\div 24$ Output | 8.3 | - | 16.6 |  |
| DC | Output Duty Cycle |  | 45 | - | 55 | \% |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Output Rise/Fall times | 0.7 V to 1.8 V | 0.1 | - | 0.75 | nS |
| $\mathrm{t}(\varphi)$ | Propagation Delay (static phase offset) | TCLK to FB_IN, does not include jitter | -100 | - | 100 | pS |
| $\mathrm{t}_{\text {sk(0) }}$ | Output-to-Output Skew | Skew within Bank | - | - | 150 | pS |
| $\mathrm{tsk}_{\text {(B) }}$ | Bank-to-Bank Skew | Banks at same frequency <br> Banks at different frequency | - | - | 150 200 | pS |
| $\mathrm{t}_{\text {PLZ } \mathrm{Hz}}$ | Output Disable Time |  | - | - | 10 | nS |
| $\mathrm{t}_{\text {PzL, zH }}$ | Output Enable Time |  | - | - | 10 | nS |
| BW | PLL Closed Loop Bandwidth (-3 dB) |  | - | 0.5-1.0 | - | MHz |
| $\mathrm{t}_{\mathrm{JIT}(\mathrm{CC})}$ | Cycle-to-Cycle Jitter | Same frequency | - | - | 100 | pS |
|  |  | Multiple frequencies | - | - | 250 |  |
| $\mathrm{t}_{\text {JITPER) }}$ | Period Jitter |  | - | - | 100 | pS |
| $\mathrm{t}_{\text {ITT( })}$ | I/O Phase Jitter |  | - | - | 125 | pS |
| $\mathrm{t}_{\text {Lock }}$ | Maximum PLL Lock Time |  | - | - | 1 | mS |

Note: 1. AC characteristics apply for parallel output termination of $50 \Omega$ to VTT. Outputs are at same supply voltage unless otherwise stated. Parameters are guaranteed by characterization and are not $100 \%$ tested.
rev 0.3
AC Electrical Specifications $\left(\mathrm{VDD}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)^{1}$

| Parameter | Description | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{vco}}$ | VCO Frequency |  | 200 | - | 500 | MHz |
| $\mathrm{f}_{\text {in }}$ | Input Frequency | $\div 8$ Feedback | 25 | - | 62.5 | MHz |
|  |  | $\div 12$ Feedback | 16.6 | - | 41.6 |  |
|  |  | $\div 16$ Feedback | 12.5 | - | 31.25 |  |
|  |  | $\div 24$ Feedback | 8.3 | - | 20.8 |  |
|  |  | $\div 32$ Feedback | 6.25 | - | 15.625 |  |
|  |  | $\div 48$ Feedback | 4.2 | - | 10.4 |  |
|  |  | Bypass mode <br> (PLL_EN = 0) | 0 | - | 200 |  |
| frefic | Input Duty Cycle |  | 25 | - | 75 | \% |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | TCLK Input Rise/FallTime | 0.8 V to 2.0 V |  |  | 1.0 | nS |
| fmax | Maximum Output Frequency | $\div 4$ Output | 50 | - | 125 | MHz |
|  |  | $\div 8$ Output | 25 | - | 62.5 |  |
|  |  | $\div 12$ Output | 16.6 | - | 41.6 |  |
|  |  | $\div 16$ Output | 12.5 | - | 31.25 |  |
|  |  | $\div 24$ Output | 8.3 | - | 20.8 |  |
| DC | Output Duty Cycle | , | 45 | - | 55 | \% |
| tr, tf | Output Rise/Fall times | 0.8 V to 2.4 V | 0.1 |  | 1.0 | nS |
| $\mathrm{t}_{(\text {¢ })}$ | Propagation Delay (static phase offset) | TCLK to FB_IN, same VDD, does not include jitter | -100 | - | 100 | pS |
| $\mathrm{t}_{\text {sk() }}$ | Output-to-Output Skew | Skew within Bank | - | - | 150 | pS |
| $\mathrm{t}_{\text {sk(B) }}$ | Bank-to-Bank Skew | Banks at same voltage, same frequency | - | - | 150 | pS |
|  |  | Banks at same voltage, different frequency | - | - | 225 |  |
|  |  | Banks at different voltage | - | - | 250 |  |
| $\mathrm{t}_{\text {PLZ, HZ }}$ | Output Disable Time |  | - | - | 10 | nS |
| $\mathrm{t}_{\text {Pz, } 2 \mathrm{ZH}}$ | Output Enable Time |  | - | - | 10 | nS |
| BW | PLL Closed Loop Bandwidth ( -3 dB ) |  | - | 0.5-1.0 | - | MHz |
| $t_{\mathrm{JTI}(\mathrm{C})}$ | Cycle-to-Cycle Jitter | Same frequency | - | - | 150 | pS |
|  |  | Multiple frequencies | - | - | 300 |  |
| $\mathrm{t}_{\text {JITPER) }}$ | Period Jitter |  | - | - | 100 | pS |
| $\mathrm{t}_{\text {IT(Y) }}$ | I/O Phase Jitter | I/O at same VDD | - | - | 150 | pS |
| $\mathrm{t}_{\text {Lock }}$ | Maximum PLL Lock Time |  | - | - | 1 | mS |

Note: 1. AC characteristics apply for parallel output termination of $50 \Omega$ to VTT. Outputs are at same supply voltage unless otherwise stated. Parameters are guaranteed by characterization and are not $100 \%$ tested.


Figure 1. LVCMOS_CLK AC Test Reference for VDD $=3.3 \mathrm{~V} / 2.5 \mathrm{~V}$


Figure 2. LVCMOS Propagation Delay $\mathbf{t}_{(\phi)}$, Static Phase Offset

DC = tP / T0 x 100\%

Figure 3. Output Duty Cycle (DC)


Figure 4. Output-to-Output Skew, $\mathrm{t}_{\mathrm{sk}(0)}$
rev 0.3

## Package Information


rev 0.3

## Ordering Information

| Part Number | Marking | Package Type | Operating Range |
| :--- | :--- | :--- | :---: |
| ASM5I9774A-52-ET | ASM5I9774A | 52-pin TQFP, Tray | Industrial |
| ASM5I9774A-52-ER | ASM5I9774A | 52-pin TQFP - Tape and Reel | Industrial |
| ASM5I9774AG-52-ET | ASM5I9774AG | 52-pin TQFP, Tray, Green | Industrial |
| ASM5I9774AG-52-ER | ASM5I9774AG | 52-pin TQFP - Tape and Reel, Green | Industrial |

## Device Ordering Information



ALLIANCE SEMICONDUCTOR MIXED SIGNAL PRODUCT
rev 0.3


Note: This product utilizes US Patent \# 6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003
© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

